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Abstract: Class-F type amplification stands on proper termination of harmonics such as short for even harmonics
and open for odd harmonics. Moreover, termination of only the first few harmonics is practical for high-frequency
circuits, while obtaining satisfactory short and open terminations at high frequencies is a challenging design issue. In the
present study, a topology of harmonics termination for Class-F load network with 2nd and 3rd harmonics and its relative
analytical analysis are presented. The proposed output termination structure for Class-F type amplification provides
an improved short termination of 2nd harmonic; therefore, the efficiency of the power amplifier increases. In addition,
the topology implemented with the microstrip lines has a tunable structure, and it is suitable for very high-frequency
applications due to its straightforward architecture. An X-Band high power amplifier for a small satellite transmitter
is designed and fabricated with the proposed method. A 0.25 µm GaN on SiC HEMT having a total gate width of
1.25 mm is used. The PA achieves the peak P AE of 55% at 8.1 GHz while the output power is 36 dBm at the
3 − dB compression point. The Class-F PA has higher than 50% P AE and 35.5 dBm output power in the band of
7.9 − 8.2 GHz . The measured linear power gain is 16.2 dB .
Key words: Class-F, gallium nitride, high-electron-mobility transistor, X-Band, power amplifier, satellite communication

1. Introduction
A high power amplifier (HPA) is usually the most power consuming subsystem of a transmitter. Therefore,
high efficiency is a desired specification for an HPA not only to reduce the total power consumption but also
to increase the lifetime and reliability of the system. There are several HPA classes for microwave applications
achieving high efficiencies such as Class E, F, J, and S. Each of them has some advantages and disadvantages
regarding the circuit complexity, implementation difficulties, bandwidth limits, output power capability, etc.
The load network of a Class-F amplifier is a current and voltage waveform shaping circuit applying short
and open circuit termination at the drain node for even and odd harmonics, respectively, at the same time.
Shaping the current and voltage waveforms by manipulating the harmonics results in a squarish voltage and
half-sinusoidal current waveforms at the drain. Therefore, the overlaps between the voltage and current decrease
at the drain node. This situation decreases the power dissipation on the transistor and increases the efficiency
of the amplifier.
Although terminating all harmonics can provide 100% theoretical efficiency, it is not realistic in realworld microwave circuits because the increased complexity and physical size of the circuit cause increment
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in the insertion and radiation losses [1, 2]. In addition, the drain-source capacitance (C ds ) prevents proper
terminations required for high order harmonics [3, 4]. Therefore, a load termination up to 3rd harmonics is
convenient and feasible for high-frequency HPAs. In theory, it provides an efficiency of up to 81.7% [1, 2].
There are various reported Class-F output networks for various power levels and operating frequencies
in order to obtain a proper termination of the harmonics to achieve high efficiency. Class-F type amplifiers are
also convenient to achieve satisfying efficiency and output power performances at very high frequencies such as
X and K u Bands due to practical and sufficient load termination structures. On the other hand, the parasitic
and nonlinear effects of a transistor caused by output capacitance, bonding pads, contact resistance, soldering,
etc. have a significant influence on the termination networks, especially at very high frequencies. Moreover, the
nonlinear transistor models generally do not enclose and are not accurate enough to predict the effects of the
parasitic components at the frequencies of the harmonics. Therefore, the PAs consisting of waveform shaping
termination networks usually require fine-tuning to achieve optimum performance after fabrication.
The short communication window of small low earth orbit (LEO) satellites requires high frequency and
wideband communication systems. The use of X-Band downlink systems has become popular in small satellites
due to the improvements in solid-state device technologies [5]. For instance, the GaN HEMT devices can
provide better performance for high power applications due to their promising electrical specifications, thermal
conductivity, and small size in the desired frequency range for high data rate small satellite transmitters.
The Class-F load network topology proposed by Tsang [6] is suitable for high-frequency applications and
mechanical tuning after fabrication. However, the proposed network does not provide a satisfying 2nd harmonic
termination for an improved Class-F termination. Therefore, in the present study, the proposed topology is
modified and enhanced to obtain improved short termination at 2nd harmonic. The analytic relations and
design methodology of the proposed new structure are presented. Furthermore, open-stub based structures are
used in load and matching networks, providing the possibility of tuning in the case of unpredictable nonlinearity
issues of the transistor and tolerance of other components. Later, the new topology is implemented to a high
power amplifier realized with a GaN-on-SiC HEMT having a total gate width of 1.25 mm ( 10 × 125 µ m) at
X-Band. The space-qualified components and materials are considered during the design. The fabricated circuit
is tested and measured as an SMA connectorized module.
The designed and implemented Class-F amplifier delivers an output power of 36 dBm at 8.1 GHz at
the 3 − dB compression point ( p3dB ) while the power added efficiency ( P AE ) is 55%. The measured linear
power gain is 16.2 dB . In the 400 M Hz bandwidth, the PA shows more than 50% P AE and less than 1 dB
gain ripple.
In section 2, the structure, analytical analysis, and simulation results of the proposed load network of the
Class-F topology are presented. The design details, layout, and measurement results of the fabricated amplifier
are shown in section 3.
2. Analysis of the Class-F load network
The proposed Class-F load network includes a proper termination of the 2nd and 3rd harmonics. Figure 1 shows
the schematic diagram of the output circuit of the designed Class-F load network providing a short termination
at the 2nd harmonic and open termination at the 3rd harmonic. The current and voltage waveforms are
manipulated by only 2nd and 3rd harmonics not to increase the circuit complexity and insertion loss of the load
network. The components coded in the diagram as A, B, C, and D represent transmission lines.
In Figure 1, transmission line A, the first element of the load network from transistor to output, is a
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Figure 1. Purposed structure of the Class-F load network.

quarter wavelength transmission line at a 3rd harmonic frequency ( λ 3 /4), followed by an open stub Line B
providing an open circuit at 3f o . Line D, i.e. a quarter wavelength at fo ( λ 1 /4), acts as an RF short at
fundamental frequency f o . Therefore, Z D impedance is open for fo and short for 2f o at the same time.
Impedance values of the Z C , Z B , Z T , and Z Load are defined at 2f o as
ZC = jZoC tan(β2 lC ).

(1)

ZB = −jZoB cot(β2 lD ).

(2)

ZT = ZB ∥ ZC .

(3)

ZLoad(2f o) = ZoA

ZT + jZoA tan(β2 lA )
.
ZoA + jZT tan(β2 lA )

(4)

In Eqs. (1)–(4), Z oA , Z oB , Z oC are the characteristic impedance of the lines, while β2 is 2π/λ2 , and
l A and l B are λ2 /6 ( λ3 /4 ). A short termination of Z Load at 2f o is required to achieve a proper Class-F load
termination for the 2nd harmonic. Eq. (5) shows that there is a solution to find the optimum length of the
transmission line C to obtain a short termination at the 2nd harmonic frequency 2f o .

lC =

1
arctan
β

(

ZoA ZoB tan(β2 lA ) cot(β2 lB )
ZoC (ZoA tan(β2 lA ) − ZoB cot(β2 lB ))

)
.

(5)

The electrical length of Line C ( lC ) is set to 0.11 λ2 , which provides Zload to short out at 2f o while the
characteristic impedances ZoA , ZoB , and ZoC are 50 Ω . In Figure 2, implementation of the designed circuit
with ideal transmission lines and microstrip lines, and the simulation results of impedances at 2f o and 3f o are
shown. Although the microstrip line based load network cannot provide a perfect short due to the substrate
and metal layer losses, it is acceptable for practical applications.
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Figure 2. Simplified schematic view of the proposed Class-F termination (a) and impedances at 2nd and 3rd harmonics
with ideal transmission lines and microstrip lines (b).

3. Implementation and measurement results
A single bare die GaN HEMT with 1.25 mm total gate width ( 10 × 125 µm ) is selected by considering its
power gain and output power capability regarding the requirements of the satellite transmitter. The drain
voltage is set to 28 V and Idq is 125 mA. The circuit is implemented on a high thermal conductivity substrate
(RT/Duroid 6035HTC, h = 0.508 mm , ϵr = 3.5, losstangent = 0.0013 ), which is also qualified for the LEO
missions.
A nonlinear model of the transistor, which is supplied by the manufacturer, is used for the design and
nonlinear analysis. After the designing of the load network with microstrip lines, a load-pull simulation is
performed including the Class-F load network to find the impedances for optimum efficiency and power at
operating frequency. The parasitic effects and intrinsic components such as bonding pads and Cds capacitance
should be considered carefully to obtain a proper and desired termination. However, an extraction process is
not possible to observe real waveforms at the drain due to the restrictions of the nonlinear transistor model.
Hence, a detailed time domain analysis to observe the current and voltage waveforms at the current source of
the transistor is not feasible to confirm the Class-F type of termination.
Therefore, an EDA-tool based optimization for fine-tuning is performed together with the transistor
by considering the efficiency and output power to achieve the best performance. After the optimization, an
EM simulation is performed by AWR Axiem to verify the design. The input and output structures including
the metal box in accordance with space requirements are simultaneously simulated. Moreover, several trace
extension pads are also placed after the open stubs to have tuning flexibility after fabrication. Figure 3 displays
the layout of the final circuit and Table 1 presents its design parameters.
The fabricated printed circuit board (PCB) is placed into a metal package where the gate and drain pads
of the transistor are connected to PCBs with the diameter of 38 µm Au bonding wires. The AuSn (80/20)
material is used for soldering of the transistor to increase thermal conductivity instead of conductive epoxy.
The dimensions of the final amplifier are 40 mm × 37.7 mm × 11 mm . The total weight is 93 g .
At first, the stability of the PA is verified under small signal condition. An active load-pull system is used
to measure the performance and to tune the implemented PA. Some physical and electrical tuning is applied to
2330
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Figure 3. Detailed layout of the designed input and output circuits.
Table 1. The lengths and widths of the microstrip lines, angles, and radii of the radial stubs on the circuit given in
Figure 3.

Part
L1
L2
L3
L4
L5
L6
L7

Length
(mm)
5.00
6.63
3.58
2.82
5.54
3.00
8.50

Part
L8
L9
L10
L11
L12
L13

Length
(mm)
2.99
3.94
1.55
0.89
5.69
5.10

Part
W1
W2
W3
W4

Width
(mm)
1.11
0.40
0.60
0.60

Part
Rd1-θ
Rd2-θ
Rd3-θ
Rd4-θ

Electrical
Length
90.0◦
41.6◦
34.4◦
70.0◦

Part
Rd1-r
Rd1-r
Rd1-r
Rd1-r

Radius
(mm)
3.93
1.70
2.51
2.12

achieve the best performance by considering iteratively the active load-pull measurements and simulations. The
open stub L8 is extended with bonding wires, the open stub L9 is shortened, and the radial stub Rd3 is removed.
The 2.2 pF capacitor at the gate is replaced with a 1.8 pF capacitor. The quiescent current is reduced to 110
mA . One of the bonding wires at the drain is removed to increase the inductance between the load network and
drain pad. An additional bonding wire is attached to the gate to reduce the total inductance between the input
matching network and gate pad. Figure 4 presents the final view of the amplifier with modifications. Figure 5
shows a photograph of the amplifier with connectors and biasing pins.
Figure 6 shows the measured and simulated S-parameters. Figure 7 depicts the power gain and PAE
versus output power at 8.1 GHz . The implemented PA has 16.2 dB linear power gain. The saturated power and
peak P AE at the p3dB are 36 dBm and 55% at 8.1 GHz , respectively. The measured output power is 1 dB
and the measured P AE is 1.5% less than the simulation. On the other hand, the presented measurement data
2331
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are achieved after several tuning processes. Therefore, it indicates that the nonlinear model of the transistor is
convenient to predict the feasible performance values such as output power, gain, and efficiency; however, the
simulated input and output impedance values of the fundamental and harmonics frequencies are not accurate
enough to obtain a suitable load and matching networks for a first-pass design. Figure 8 presents the measured
wideband response of the P AE , output power, and compressed power gain at p3dB . The PA achieves higher
than 50% efficiency and less than 1 dB gain ripple between 7.88 and 8.27 GHz band.
The results show that designed Class-F HPA provides high efficiency in the bandwidth of 400 M Hz . In
Table 2, a comparison of similar and the latest GaN amplifiers at the X-Band consisting of transistors with 0.25
µm gate length is presented.

Figure 4. Fabricated and assembled transistor and input
and output circuits.

Figure 5. Photograph of the final amplifier.
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Figure 6. Measured and simulated S-parameters of the
PA.
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4. Conclusion
The topology described in this article is proposed to improve the performance of a Class-F amplifier output
termination network for 2nd and 3rd harmonics. The proposed architecture’s parametric and reduced complexity
also provides an opportunity for optimization during the design, and a possibility of mechanical tuning after
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Figure 8. Wideband performance of the HPA regarding 3 dB compressed power gain, PAE, and output power at p3dB .
Table 2. Comparison of selected X-Band GaN amplifiers.

Ref.
[5]
[7]
[8]
[9]
[10]
This work

Max PAE
(%)
48
56.6
35
45
44
55

Max power
(dBm)
37
42.6
36
48.7
46
36.5

Max gain
(dB)
12
10.5
8
20
17
16.2

Frequency
(GHz)
8–8.3
8.35–8.75
8.7–10.2
8–12
8.8–10.4
7.9–8.25

implementation to compensate for the unpredictable effects of the parasitic and nonlinear components. The
Class-F load network is implemented to design a power amplifier using a GaN HEMT with discrete components.
The measured results indicate that the proposed structure is convenient to apply also very high operating
frequency amplifiers.
The power amplifier is assembled into a metal box and ready to use as an HPA module with SMA
connectors. The measurements reveal that peak P AE of 55% and peak output power of 36.5 dBm are achieved
at p3dB . The PA has 16.2 dB linear gain and also represents higher than 50% efficiency with almost 400 M Hz
bandwidth.
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